Warning: ob_start() [ref.outcontrol]: output handler 'ob_gzhandler' conflicts with 'zlib output compression' in /hermes/bosweb/web057/b571/nf.edaindia/public_html/wiki/inc/init.php on line 186
asic_design [ASIC Design Wiki:ESL RTL Verilog, System Modeling SystemC, Simulation, Synthesis ]

Trace: » esl » low_power_asic_design » start » syntax » asic_design

You are here: start » asic_design

Google bookmark

The Asic design phase consists of the following steps

Steps in ASIC Design

Requirement gathering
Requirement Analysis
Product Requirement document creation
System Specification
Hardware Software Partitioning
Hardware Requirement document creation
Hardware Architecture document creation
Hardware Micro-Architecture creation
Verification plan
Implementation plan
RTL coding
Testbench creation
Testcase creation.
Verification.
Synthesis.
DFT
STA
P & R
Tapeout

ASIC Design Domains

Microprocessor design.
Memory design.
Control logic design.
Datapath design.
Analog design.
RF design.

asic_design.txt · Last modified: 2009/12/16 11:10 by edaindia Back to top